MoreDat

A Student Network for Collaboration and Sharing

Signup on MoreDat.com

What’s Next For Electronic Devices. Have you heard of FPGAs? Find out now here. And as a bonus get your free guide to writing a successful resume. Just Signup now and it’s all yours free.

I need to have a gain of 1000V/V on a load as small as 100ohms. Originally I was using two CE transistors with a CC at the end. Im guessing I was having problems with the biasing of the circuit. Any design ideas on the following stages?

 

Views: 28

Reply to This

Replies to This Discussion

     A gain of 1000 would be pretty high but with your input signal only being 5mVp, that’s understandable. As is done in most equipment, the first stage is the one that needs to be the high gain stage. I might design for a gain of about 100. Then you could clean up your signal with some filtering if needed. That would generate a loss or negative gain so it may put you at a net result of about 80.


      Now that you have a nice clean signal to work with, the second stage only needs to have a gain of about 13 to get you a net result near 1000. (80 x 13 =1040) Then, as you said, you can use a common collector to drive your output. Common collector has a gain just under one so you will have a small loss getting you to a net result of near 1000.


      Something else you may need to consider in your design is to use standard values for your components. You will have a hard time finding a 2.998uF capacitor or an 18.62K ohm resistor. Stick to standard values.

RSS

© 2024   Created by Jerome Trent.   Powered by

Report an Issue  |  Terms of Service